A s we search for new ways to increase both computer performance and energy e ciency, it would be helpful to be able to predict long-term potential in advance. Here, I'll show how computational complexity theory can quantify the energy efciency potential of analog computing. The method could be applied to other computing approaches.
Analog computers are one option to restore growth in the computer industry. Such growth requires families of computers that can run applications more cost-e ectively over time, which today means improving energy eciency. The improvement rate for the energy e ciency of digital computers has slowed, raising the question of whether analog computers could overtake them.
If analog and digital are viewed broadly as alternative computer implementations, then they should be subject to the same general principles. However, a speci c digital computer's e ectiveness depends on its architecture and the algorithms running on it. These correspond to the circuitry of an analog computer.
Here, I'll analyze digital and analog "neuromorphic" calculations using a computational complexity theory rst developed for digital computer algorithms. The analysis doesn't nd a winner but provides new insights into which approach has more potential.
COMPARING A COMMON FUNCTION
Meaningful comparison of analog and digital requires a computing task amenable to both approaches. I'll focus on arti cial neural networks, where the comparison is between a digital implementation such as deep learning and an analog neuromorphic implementation such as the ohmic weave circuit based on memristors.
Biological neurons, which ll a role similar to N-input logic gates, mathematically evaluate the computational primitive called dot or inner product. N "presynaptic" neurons generate signals that become inputs of the N-input neuron under consideration. 
ENERGY EFFICIENCY COMPARISON
The energy e ciency of a computer that you might hold in your hand isn't what we're analyzing, but rather how that energy e ciency grows over time and as the computer family matures and runs larger problems. Owing to the rapidly advancing semiconductor industry, the digital approach is more energy e cient today and is likely to closely approach its physical limits before maturing in a decade or two. The analog approach would require considerable investment just to come out even, but such an investment might be justi ed if its energy-e ciency limits were higher.
In the s, Rolf Landauer found that the minimum energy for a computation is kT times the change information entropy due to the computationwith no device dependence (k is Boltzmann's constant and T is the temperature in kelvins). Landauer's principle is widely understood as an endpoint for digital scaling but hasn't been applied to analog computers. 
DIGITAL IMPLEMENTATION
Identifying the energy-e ciency limit of the digital approach is straightforward but must be explained using exactly the same terminology as the analog limit that follows. If we assume signals have L distinguishable levels, the digital implementation will require log Lbit binary numbers. The multiplier would be the dominant digital circuit, requiring a log L × log L array of gated full adders of typically six Boolean gates each. For a discussion of the minimum energy of a Boolean gate, see "The Boolean Logic Tax," my April installment of this column. There, I included the equation p error = exp(-CV /(kT)) as the error rate of an ideal gate, relating the probability of error p error to the energy of a onesignal CV . The gates in a multiplier each have two inputs, so the limiting energy of a gate would be E gate = ~ ln( / p error )kT by algebraic rearrangement of the previous expression. If we assume percent overhead for addition, control, and so on, the minimum energy for an N-element digital dot product E digital will be as shown in Table ' s rst row.
ANALOG IMPLEMENTATION
I'll discuss the limits of an analog implementation in greater detail because they aren't widely known. The calculation below is based on Sapan Agarwal and his colleagues' work but rewritten using the same terminology as the digital implementation discussed above. I use the new terminology in a technical report recommended for readers seeking more detail.
Only the ampli er in Figure b draws energy from the power supply, but let's assume an ideal ampli er that transfers energy from power supply to outputs without loss. This leaves the resistors as the only elements dissipating energy, so the expression for the resistors' minimum dissipation is also the expression for the minimum energy of the dot product.
Johnson-Nyquist noise at the ampli er's input v node sets its performance limit, where the noise power is
and f is the ampli er's bandwidth. 
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REBOOTING COMPUTING
Con ductivities are in the range 0 … g max , averaging 1/2 g max .
Assuming the system performs the dot product at the JohnsonNyquist rate of 2f, we're interested in the size of noise transients that occur with probability p error at each calculation interval. These peaks will be p ln (1 / ) error times the average noise. Amplifying the signal to produce the correct output also amplifies the noise, so peak noise at the amplifier's output is
To match the sampling error of the digital implementation (1/2 of the least significant bit), the signal voltage range must be set at ±V = 1/2 V peaknoise L. This makes the power dissipated by the resistors in Figure 1b where the factor of 1/6 is the result of averaging signal voltages, and the superscript (B) indicates that a correction will be needed when there are only a few inputs. 6 The dot product's minimum energy is now the resistors' dissipation multiplied by the sample-to-sample time interval 1/(2f).
If Landauer's theory 3 is correct, the implementation-specific terms f, g max , and V should algebraically cancel and yield a problem-dependent multiple of kT. And this is exactly what happens (see Table 1 This magazine covers all aspects of Internet computing, from programming and standards to security and networking.
INTERPRETING THE COMPUTATIONAL COMPLEXITY EXPRESSIONS
www.computer.org/internet unit cost and then count arithmetic steps to solve a given problem. Ideally, we're seeking an analog "drop-in replacement" for digital multipliers and adders that would be more energy efficient yet still work in the same algorithms. Unfortunately, the digital expression in Table 1 has a linear N term, whereas the analog expression has a quadratic N 2 term-revealing that analog and digital arithmetic circuits combine differently and thus lead to different algorithms.
The N 2 term's true source is described mathematically elsewhere 5, 6 but can be explained intuitively from the circuit shown in Figure 1b . Each of the N signals draws energy from the power supply, thus contributing the energy expression's first factor of N. Resistors conduct current in both directions, so some of each input signal's energy leaks backward through the other N-1 resistors, resulting in only 1/N of the energy being available to compete with noise at the amplifier. Energy levels must be increased by a factor of N to raise the signal back up, multiplying the energy by a second factor of N and yielding the N 2 . There's no corresponding scenario of a digital value leaking backward into the logic that produced it.
The two approaches also differ in their dependence on the precision L. Both digital and analog approaches need a voltage gap to prevent noise from making a signal value look like an adjacent one. The L gaps must be stacked up in the range of the analog signal, making the signal's range proportional to L. Digital's place-value arithmetic makes a big difference. Each of the log 2 L bits needs just a single gap between 0 and 1. Digital's logarithmic growth makes for higher accuracy, but its complexity contributes to the constant factor ~24 that offsets analog's ~1/24, giving analog an energy efficiency head start of approximately 24 2 × or 576×. Figure 2 provides insight into the question of whether analog is better than digital, at least for dot product.
The diagram divides the parameter space into regions in which each approach could excel. A reality check with biological neural networks can provide additional understanding. The human brain has many neurons of modest precision, so why does the diagram include it in the "digital best" region? Unlike Figure 1b 's deep-learning and neuromorphic circuits, the human brain's architecture is based on spike signaling-which is essentially digital. Did biology figure out that level-based neuron signaling had poor energy-efficiency scaling and choose digital instead? T he analysis presented here refutes the idea that analog computers could be declared fundamentally more energy efficient than digital ones, or vice versa. The two approaches are governed by the same type of physical or thermo dynamic limits, although one approach might be better than the other for a specific algorithm or circuit and in a different size range. Computational complexity analysis can identify these domains.
Moreover, the idea of using computational complexity analysis for evaluating energy-efficiency potential could be applied to other approaches to computing, such as approximate or stochastic computing with regular logic gates, Josephson junctions, spintronics, quantum computing, and others. Although use of this methodology might not predict the future with 100 percent reliability, the fact that it addresses the right question puts it ahead of other approaches. 
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